	 				Sheet 1 c			
U.S. Department of Commerce, Patent and Tra			d Trademark Office	Atty Docket No.	Serial No.			
				M-15241 US	10/632,186			
OINFORM	IATION	DISCLOSURE S	Applicant(s)	Applicant(s)				
(Use several sheets if necessary)				Yi Ding	Yi Ding			
DCT 0 8 2003			Filing Date	Group				
				July 30, 2003	Unassigned			
PADENTA	-	OTHER	ART (Including Author, Title, I	Date, Pertinent Pages, Etc.)				
	AA	Nonvolatile Me No.: M-12979		ding Portions," Filed on May 16	5, 2003; Attorney Docke			
	AB	United States Patent Application No. 10/440,005, entitled "Fabrication of Dielectric On A Gate Surface To Insulate The Gate From Another Element Of An Integrated Circuit," Filed on May 16, 2003; Attorney Docket No.: M-15203 US.						
	AC	United States Patent Application No. 10/440,508, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates," Filed on May 16, 2003; Attorney Docket No.: M. 15204 US.						
	AD	United States Patent Application No. 10/440,500, entitled "Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Having Self-Aligned Edges," Eiled on May 16, 2003; Attorne Docket No.: M-15205 US.						
	AE	United States Patent Application No. 10/393,212, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on March 19, 2003; Attorney Docket No.: M-12902 US.						
	AF	United States Patent Application No. 10/411,813, éntitled "Nonvolatile Memories With A Floating Gate Having An Upward Protrusion," Filed on April 10, 2003, Attorney Docket No.: M-12903 US.						
	AG	United States P Structures With	atent Application No. 10/393,202 Protruding Features," Filed on N	entitled "Fabrication of Integral Aarch 19, 2003; Attorney Dock	rated Circuit Elements In et No.: M-15151 US.			
·····	АН	Floating Gates US.	atent Application No. 10/631,94 Formed After The Select Gate,"	Filed on July 30, 2003; Attorney	y Docket No.: M-15171			
	AI	United States P Channel Transi	atent Application No. 10/632,153 stors," Filed on July 30, 2003; A	5, entitled "Nonvolatile Memor ttorney Docket No.: M-15222 I	y Cells With Buried US.			
	AJ	Each Cell Has 'US.	atent Application No. 10/632,00° Fwo Conductive Floating Gates,	Filed on July 30, 2003; Attorn	ey Docket No.: M-1522			
	AK	United States Patent Application No. 10/631,452, entitled "Fabrication Of Dielectric For A Nonvolatile Memory Cell Having Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15229 US.						
	AL	United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15230 US.						
	AM /	United States Patent Application No. 10/631,552, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on July 30, 2003; Attorney Docket No.: M-12902-1P US.						
	AN							
Examiner	γV_{α}	au	Date Considered 7/	810 W				

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No. Serial No.					
					M-15241 US 10/632,186					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant					
1011	Ey	(Use several sheets	if necessary)		Yi Ding					
	<u> </u>	Filing Date Group								
APR 2-0		July 30, 2003	-Unassigned 2	813						
Tay.	ato		U.S. Pa	tent Documents				<u>- 10</u>		
*Examiner	MAR	Document				<u></u>	Filing D	ale		
Initial		Number	Date	Name	Class	Subcla	ss If Approp	riate		
710	AA	6,420,231	16 Jul. 2002	Harari et al.						
TW	AB	2003/0218908 A1	27 Nov. 2003	Park et al.			\rightarrow			
Tin	AC	2004/0004863 A1	8 Jan. 2004	Wang						
	AD									
	AE		<u> </u>							
	AF									
	AG									
	AH		:							
			Foreign F	Patent Documents						
							Trans	slation		
		Document	Date	Country	Class	Subcla	ss Yes	No		
7	AI	EP 0 938 098 A2	25 Aug. 1999	<u> </u>						
	AJ									
	AK									
	AL									
		OTHER A	LRT (Including Au	thor, Title, Date, Pe	ertinent Pages, E	tc.)				
	AM	· · · · · · · · · · · · · · · · · · ·		. 10/798,475, entitle	V		ive Lines			
- Car		Interconnecting Co	onductive Gates in	Nonvolatile Memo	ories and Non-V			Filed		
		on March 10, 2004	4; Attorney Docke	t No. M-15296 US.	· .			·		
-AT	AN	United States Patent Application No. 16/797,972, entitled "Fabrication of Conductive Lines Interconnecting First Conductive Gates in Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gates Lines, Wherein The Adjasent Conductive Gate Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures," Filed on March 10, 2004; Attorney Docket No. M-15297 US.								
	AO				•••					
	AP		•		•••					
Eventina		4.4	D. C	blat			<u> </u>			
*EYAMINED		<i>M</i> -	Date Considered	. 1010	/	DED (00 =				
		if reference consider mance and not consi								

i.s. Departme	nt of Cor	nmerce, Patent an	d Trademark Offic	e	Atty Docket	Ν.	Serial No.		
					M-15241 US		Unassigned -		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(s)		10/632186		
(Use several sheets if necessary)				Yi Ding					
(Use several sneets if necessary)					Filing Date 7/30/03 Group 2-8/3				
					Filed Herewi	, ,	Unassigned		
			1101	Patent Documents	1 Hou Helowi		Omissigned.		
Examiner	1	Document	0.3.1	atent Documents			Filing Date		
Initial		Number	Date	Name	. Class	Subclass	If Appropriat		
IN	AA	5,402,371	28 Mar. 1995	Ono					
1	AB	5,856,943	5 Jan. 1999	Jenq					
	AC	6,057,575	2 May 2000	Jenq					
	AD	6,130,129	10 Oct. 2000	Chen					
	AE	6,134,144	17 Oct. 2000	Lin et al.					
	AF	6,171,909	9 Jan. 2001	Ding et al.			X		
	AG	6,200,856	13 Mar. 2001	Chen		/			
	AH	6,261,903	17 Jul. 2001	Chang et al.					
	Al	6,326,661	4 Dec. 2001	Dormans et al.					
	AJ	6,355,524	12 Mar. 2002	Tuan et al.		/			
in	AK	6,365,457	2 Apr. 2002	Choi					
		OTHER	ART (Including A	author, Title, Date, Pe	ertinent Pages,	Etc.)			
	AL	Shirota, Riichiro "A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend," February 2000, Nonvolatile Memory Workshop in Monterey, California, pages 22-31.							
	AM	Naruke, K.; Yamada, S.; Obi, E.; Taguchi, S.; and Wada, M. "A New Flash-Erase EEPROM Cell with A Sidewall Select-Gate On Its Source Side," 1989 IEEE, pages 604-606.							
	AN	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection," 1986 IEEE, 584-587.							
	AO	Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High- Density and High Performance Device," 1985 IEEE, 635-638.							
	AP	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.							
	AQ	Milt, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate-Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.							
	AR	_	"A Dual-Bit Split- Iemories," 1994 IE	Gate EEPROM (DSC EEE, 3.5.1-3.5.4.	G) Cell in Conta	ectless Array fo	or Single Vcc High		
Examiner			Date Considere	ed 7/8/04	4				

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket	No.	Serial No.			
					M-15241 US	3	Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(s) 1063218					
(Use several sheets if necessary)					Yi Ding					
			Filing Date Group 2813							
						th 7 30 03	Unassigned			
			U.S. I	Patent Documents						
*Examiner Initial	·	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate			
TIN	AS	6,437,360	20 Aug. 2002	Cho et al.	,					
ţ	AT	6,438,036	20 Aug. 2002	Seki et al.						
	AU	6,486,023	26 Nov. 2002	Nagata						
	AV	6,541,324	1 Apr. 2003	Wang						
	AW	2002/0064071 A1	30 May 2002	Takahashi et al.						
	AX	2002/0197888 A1	26 Dec. 2002	Huang et al.						
	AY	6,266,278	24 Jul. 2001	Harari et al.			X			
	AZ	5,901,084	4 May 1999	Ohnakado						
	BA	6,518,618	11 Feb. 2003	Fazio et al.						
	BB	6,541,829	1 Apr. 2003	Nishinohara et al.		7				
Tiv	BC	6,414,872	2 Jul. 2002	Bergemont et al.						
		OTHER A	ART (Including A	Author, Title, Date, Pe	ertinent Pages,	Etc.)				
	BD	MOS,"2000 Inter	national Conferen	-Mechanical 2D Sim nce on Simulation of 2000						
	BE	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell-Pechnolgy Scalabe to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4								
	BF	Bergemont, A. et al. "NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLAS EEPROM and its Implementation in a-0.5 um Process," 1993 IEEE 2.2.1-2.2.4								
	BG	Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.								
	ВН									
	BY									
	ВЈ									
Examiner	7 11	ally.	Date Consider	ed 7/8/0	<u></u>					
	R: Initial i	if reference conside	J	not citation is in confe	ormance with M	MPEP 609: Dra	w line through			